For stable and effective control of the sensor system, analog sensor signals such as temperature, pressure, and electromagnetic fields should be accurately measured and converted to digital bits. However, radiation environments, such as space, flight, nuclear power plants, and nuclear fusion reactors, as well as high-reliability applications, such as automotive semiconductor systems, suffer from radiation effects that degrade the performance of the sensor readout system including analog-to-digital converters (ADCs) and cause system malfunctions. This paper investigates an optimal ADC structure in radiation environments and proposes a successive-approximation-register (SAR) ADC using delay-based double feedback flip-flops to enhance the system tolerance against radiation effects, including total ionizing dose (TID) and single event effects (SEE). The proposed flip-flop was fabricated using 130 nm complementary metal-oxide-semiconductor (CMOS) silicon-on-insulator (SOI) process, and its radiation tolerance was measured in actual radiation test facilities. Also, the proposed radiation-hardened SAR ADC with delay-based dual feedback flip-flops was designed and verified by utilizing compact transistor models, which reflect radiation effects to CMOS parameters, and radiation simulator computer aided design (CAD) tools.
Introduction
In order to control the sensor system stably and effectively, it is necessary to accurately diagnose and control the sensor environments by measuring signals such as temperature, pressure, and electromagnetic field. Various sensor signals are measured and converted from analog signals to digital bits in the sensor front-end readout system. Figure 1 shows a sensor front-end readout system that includes an amplifier that amplifies the measured analog signal, a filter that filters out unwanted noise signals, and an analog-to-digital converter (ADC) that converts the analog signal into digital bits. In particular, the ADC, which typically requires high resolution, plays a key role in directly determining the accuracy and reliability of the system. If the ADC circuit cannot convert the measured signals into accurate digital signals due to external influences, it will seriously degrade the stability, accuracy, and efficiency of the system, even resulting in system malfunctions.
ADC performance used in typical sensor systems (temperature, pressure, magnetic fields, etc.) requires more than a 10-bit resolution and sampling rate above tens of kHz.
Flash ADCs have a high sampling rate but have limited resolution around 6-7 bit. Also, since a large number of comparators are used, ADC performance may be greatly degraded due to transistor variations caused by TID [6] . Pipelined ADCs can achieve high resolution, but performance can be degraded by TID because multiple amplifiers and comparators are used in its multi-stage structure [7] . Sigma-delta ADCs also offer very high resolution but are still affected by TIDs because of a large number of amplifiers and integrators [8] . SAR ADCs can realize the high resolution of 10 bit or above, while its sub-blocks can be mostly implemented with digital circuits, which is relatively robust to TID [9] . The flip-flops or capacitors used in conventional SAR ADCs may be vulnerable to SEE, but it can be addressed by adopting the proposed radiation-hardened flip-flops and SAR ADC structure. Table 1 summarizes the performances required for sensor readout systems, such as resolution, sampling rate, TID tolerance, and SEE tolerance, depending on ADC structures. In this paper, the design target of the radiation-hardened ADC is to convert magnetic sensor signals in the nuclear fusion reactor into digital data. For this purpose, the ADC requires a high resolution of 10 bit and a sampling rate of 25 kS/s while consuming low power below 1 mW. Therefore, we selected the SAR ADC as a radiation-hardened ADC structure and proceeded with the following additional designs to enhance radiation-hardened performance. Figure 3 shows the block diagram of the proposed radiation-hardened SAR ADC.
1. Digital-to-analog converter (DAC): A capacitor DAC commonly used in SAR ADCs can significantly reduce the accuracy due to voltage changes in capacitors caused by SEE. Therefore, this paper adopts a resistor-type DAC that can be robust to SEE. Flash ADCs have a high sampling rate but have limited resolution around 6-7 bit. Also, since a large number of comparators are used, ADC performance may be greatly degraded due to transistor variations caused by TID [6] . Pipelined ADCs can achieve high resolution, but performance can be degraded by TID because multiple amplifiers and comparators are used in its multi-stage structure [7] . Sigma-delta ADCs also offer very high resolution but are still affected by TIDs because of a large number of amplifiers and integrators [8] .
SAR ADCs can realize the high resolution of 10 bit or above, while its sub-blocks can be mostly implemented with digital circuits, which is relatively robust to TID [9] . The flip-flops or capacitors used in conventional SAR ADCs may be vulnerable to SEE, but it can be addressed by adopting the proposed radiation-hardened flip-flops and SAR ADC structure. Table 1 summarizes the performances required for sensor readout systems, such as resolution, sampling rate, TID tolerance, and SEE tolerance, depending on ADC structures. In this paper, the design target of the radiation-hardened ADC is to convert magnetic sensor signals in the nuclear fusion reactor into digital data. For this purpose, the ADC requires a high resolution of 10 bit and a sampling rate of 25 kS/s while consuming low power below 1 mW. Therefore, we selected the SAR ADC as a radiation-hardened ADC structure and proceeded with the following additional designs to enhance radiation-hardened performance. Figure 3 shows the block diagram of the proposed radiation-hardened SAR ADC.
1.
Digital-to-analog converter (DAC): A capacitor DAC commonly used in SAR ADCs can significantly reduce the accuracy due to voltage changes in capacitors caused by SEE. Therefore, this paper adopts a resistor-type DAC that can be robust to SEE.
2.
Sample-and-hold circuit (S/H): The sampling capacitor was set as large as possible within a given operation speed to minimize the voltage changes in capacitors due to SEE.
3.
Comparator: A strong-arm digital comparator, which is robust against transistor variations by TID, is used [10] . The input stage utilizes both n-channel metal-oxide-semiconductor (NMOS) and p-channel metal-oxide-semiconductor (PMOS) pairs to have a wide input range. Also, the TID monitoring function inside the comparator automatically measures V th variation in transistors and adjusts the gate voltage to compensate for TID on transistors [11] . 4.
SAR logic: Conventional flip-flops used in the SAR logic circuit suffer from data flip due to SEE, which leads to soft errors [12] . To reduce the soft error rate, the proposed radiation-hardened flip-flops were adopted in the SAR logic circuit. TID, is used [10] . The input stage utilizes both n-channel metal-oxide-semiconductor (NMOS) and p-channel metal-oxide-semiconductor (PMOS) pairs to have a wide input range. Also, the TID monitoring function inside the comparator automatically measures Vth variation in transistors and adjusts the gate voltage to compensate for TID on transistors [11] . 4. SAR logic: Conventional flip-flops used in the SAR logic circuit suffer from data flip due to SEE, which leads to soft errors [12] . To reduce the soft error rate, the proposed radiation-hardened flip-flops were adopted in the SAR logic circuit. Figure 4 shows a basic flip-flop made with latches in a cross-coupled inverter structure. When the clock (CLK) is low, the slave latch stores data while the master latch receives the incoming data. However, this structure has a limitation that the stored data value can be changed by instantaneous SEE. Dice latches and Quatro latches, which are robust to soft errors because it utilizes four memory nodes, have been proposed to improve SEE tolerance, but these structures suffer from the racing issue [13] . Figure 4 shows a basic flip-flop made with latches in a cross-coupled inverter structure. When the clock (CLK) is low, the slave latch stores data while the master latch receives the incoming data. However, this structure has a limitation that the stored data value can be changed by instantaneous SEE. Dice latches and Quatro latches, which are robust to soft errors because it utilizes four memory nodes, have been proposed to improve SEE tolerance, but these structures suffer from the racing issue [13] . In order to solve the racing problem and enhance radiation tolerance, a latch with dual feedback structure has been proposed as shown in Figure 5a [14] . In this structure, soft errors occurring at QB1 and QB2 nodes do not affect the stored values when latched, but Q nodes are still vulnerable to soft errors, leading to data flip. As shown in the timing diagram in Figure 5b , when SEE occurs at the Q node, the instantaneous glitch temporarily activates the pull-up or pull-down path of the feedforward inverter by changing the voltage at the QB1 and QB2 nodes simultaneously. In this case, a significant amount of charge is injected into the Q node through a pull-up or pull-down path, resulting in data flip. 
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Proposed Radiation-Hardened Flip-Flop
The proposed radiation-hardened latch adjusts the delay time of the feedback path by adding the delay cell to the 1st feedback inverter output as shown in Figure 6a . As a result, the first feedback path of the dual feedback loops has a longer delay time than the second feedback path. The timing diagram in Figure 6b clearly shows why the proposed radiation-hardened latch structure is robust to soft errors. Even if SEE occurs at the Q node of the proposed latch and instantaneous glitch occurs, the pull-up or pull-down path of the feedforward inverter is still not activated due to the delay difference between the first and second feedback paths. As a result, no additional charge is transferred to the Q node through the feedforward inverter, and the voltage value of the Q node can be recovered quickly. The radiation-hardened performance of the proposed latch is pre-verified by the process, voltage, and temperature (PVT) corner simulation below. It should be noted that the proposed flip-flop has roughly 60% penalties with respect to setup time and hold time due to feedback delays as well as additional stacked transistors, which are still applicable in sensor readout systems operating at a moderate speed (e.g., <MHz). In order to solve the racing problem and enhance radiation tolerance, a latch with dual feedback structure has been proposed as shown in Figure 5a [14] . In this structure, soft errors occurring at QB1 and QB2 nodes do not affect the stored values when latched, but Q nodes are still vulnerable to soft errors, leading to data flip. As shown in the timing diagram in Figure 5b , when SEE occurs at the Q node, the instantaneous glitch temporarily activates the pull-up or pull-down path of the feedforward inverter by changing the voltage at the QB1 and QB2 nodes simultaneously. In this case, a significant amount of charge is injected into the Q node through a pull-up or pull-down path, resulting in data flip. In order to solve the racing problem and enhance radiation tolerance, a latch with dual feedback structure has been proposed as shown in Figure 5a [14] . In this structure, soft errors occurring at QB1 and QB2 nodes do not affect the stored values when latched, but Q nodes are still vulnerable to soft errors, leading to data flip. As shown in the timing diagram in Figure 5b , when SEE occurs at the Q node, the instantaneous glitch temporarily activates the pull-up or pull-down path of the feedforward inverter by changing the voltage at the QB1 and QB2 nodes simultaneously. In this case, a significant amount of charge is injected into the Q node through a pull-up or pull-down path, resulting in data flip. 
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The proposed radiation-hardened latch adjusts the delay time of the feedback path by adding the delay cell to the 1st feedback inverter output as shown in Figure 6a . As a result, the first feedback path of the dual feedback loops has a longer delay time than the second feedback path. The timing diagram in Figure 6b clearly shows why the proposed radiation-hardened latch structure is robust to soft errors. Even if SEE occurs at the Q node of the proposed latch and instantaneous glitch occurs, the pull-up or pull-down path of the feedforward inverter is still not activated due to the delay difference between the first and second feedback paths. As a result, no additional charge is transferred to the Q node through the feedforward inverter, and the voltage value of the Q node can be recovered quickly. The radiation-hardened performance of the proposed latch is pre-verified by the process, voltage, and temperature (PVT) corner simulation below. It should be noted that the proposed flip-flop has roughly 60% penalties with respect to setup time and hold time due to feedback delays as well as additional stacked transistors, which are still applicable in sensor readout systems operating at a moderate speed (e.g., <MHz). In the extreme case when SEE occurs simultaneously at QB1 and QB2 in both conventional lath and proposed lath, the data values stored in Q can be flipped. However, since SEE is instantaneous radiation effects affecting in very short time periods, the probability of SEE occurrence at both QB1 and QB2, which leads to data flip in Q, is very small. Figure 7 shows the simulation results between the feedback delay and the minimum SEE charge causing data flipping. The flip-flop with shorter feedback delay suffers from insufficient recovery time, leading to smaller Qflip, which means the data flipping errors can happen with smaller SEE charge. In addition, the flip-flop needs to operate within ADC operation speed, limiting the maximum feedback delay. In our design, we set the feedback delay as 0.4 ns considering those requirements. 
Radiation-Hardened Flip-Flop Comparison
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Measurement Results
Test Chip Fabrication and Radiation Test Setup
The proposed radiation-hardened flip-flop test chip was fabricated with a 130 nm CMOS SOI process. Figure 9 shows the test chip photo and layout floorplan. The proposed radiation-hardened flip-flop is designed as shown in Figure 10 based on the delay-based dual feedback latch ( Figure 6 ). The test chip included 10,000 proposed radiation-hardened flip-flops and 10,000 conventional latches (Figure 4 ) for performance comparison. 
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Verification of the Radiation-Hardened SAR ADC with the Proposed Flip-Flop
The proposed delay-based dual feedback flip-flop was applied to the radiation-hardened SAR ADC proposed in Section 2. The SAR ADC was designed in the general 65 m CMOS process to verify that the proposed flip-flop can be useful in not only the SOI process but also the general CMOS process. The radiation simulator CAD tool (Silvaco, Santa Clara, CA, USA) was utilized to verify the ADC performance against SEE [16] . Figure 13 shows the simulated current and voltage waveforms generated by SEE when the SEE function of the radiation simulator CAD tool is applied to the specific CMOS transistor. These radiation simulations can be used to verify radiation tolerance and optimize performance at the circuit design stage. 
The proposed delay-based dual feedback flip-flop was applied to the radiation-hardened SAR ADC proposed in Section 2. The SAR ADC was designed in the general 65 m CMOS process to verify that the proposed flip-flop can be useful in not only the SOI process but also the general CMOS process. The radiation simulator CAD tool (Silvaco, Santa Clara, CA, USA) was utilized to verify the ADC performance against SEE [16] . Figure 13 shows the simulated current and voltage waveforms generated by SEE when the SEE function of the radiation simulator CAD tool is applied to the specific CMOS transistor. These radiation simulations can be used to verify radiation tolerance and optimize performance at the circuit design stage. In order to verify the SEE performance of the proposed radiation-hardened SAR ADC ( Figure  3 ), a random SEE was applied to the flip-flop in the SAR ADC. The amount of SEE charge applied to NMOS and PMOS was set to 34.22 fC and 15.55 fC, respectively, which leads to instantaneous voltage changes in critical nodes, Qa and Qb, in Figure 10 . The SAR ADC with conventional In order to verify the SEE performance of the proposed radiation-hardened SAR ADC (Figure 3 ), a random SEE was applied to the flip-flop in the SAR ADC. The amount of SEE charge applied to NMOS and PMOS was set to 34.22 fC and 15.55 fC, respectively, which leads to instantaneous voltage changes in critical nodes, Q a and Q b , in Figure 10 . The SAR ADC with conventional flip-flops was also designed and simulated under the same conditions to compare the radiation performance. Figure 14a describes the process for circuit design and simulation considering radiation effects. Figure 14b-d shows the output error rate of the SAR ADC due to SEE, which represents the difference between the ideal outputs and the actual outputs when the input voltage is 0.2 V, 0.6 V, and 1 V, respectively. The X-axis in Figure 14b flip-flops was also designed and simulated under the same conditions to compare the radiation performance. Figure 14a describes the process for circuit design and simulation considering radiation effects. Figure 14b-d shows the output error rate of the SAR ADC due to SEE, which represents the difference between the ideal outputs and the actual outputs when the input voltage is 0.2 V, 0.6 V, and 1 V, respectively. The X-axis in Figure 14b Figure 16 shows the simulated output waveforms and fast fourier transform (FFT) spectrum of the SAR ADC to verify its operation and performance. In Figure 16a , the S/H circuit samples and holds the input voltage of 0.4 V, and then the SAR ADC sequentially performs bit decision through the comparator, logic, and DAC, generating digital bits of 0101010101. Figure 16b shows the simulated 128-point FFT spectrum at 25 kS/s to calculate the dynamic performance of the SAR ADC, such as signal-to-noise-distortion ratio (SNDR), the effective number of bits (ENOB), spurious-free dynamic range (SFDR), etc. Table 3 summarizes the performance of the proposed radiation-hardened SAR ADC. Figure 16 shows the simulated output waveforms and fast fourier transform (FFT) spectrum of the SAR ADC to verify its operation and performance. In Figure 16a , the S/H circuit samples and holds the input voltage of 0.4 V, and then the SAR ADC sequentially performs bit decision through the comparator, logic, and DAC, generating digital bits of 0101010101. Figure 16b shows the simulated 128-point FFT spectrum at 25 kS/s to calculate the dynamic performance of the SAR ADC, such as signal-to-noise-distortion ratio (SNDR), the effective number of bits (ENOB), spurious-free dynamic range (SFDR), etc. Table 3 summarizes the performance of the proposed radiation-hardened SAR ADC. Figure 16 shows the simulated output waveforms and fast fourier transform (FFT) spectrum of the SAR ADC to verify its operation and performance. In Figure 16a , the S/H circuit samples and holds the input voltage of 0.4 V, and then the SAR ADC sequentially performs bit decision through the comparator, logic, and DAC, generating digital bits of 0101010101. Figure 16b shows the simulated 128-point FFT spectrum at 25 kS/s to calculate the dynamic performance of the SAR ADC, such as signal-to-noise-distortion ratio (SNDR), the effective number of bits (ENOB), spurious-free dynamic range (SFDR), etc. Table 3 summarizes the performance of the proposed radiation-hardened SAR ADC. Figure 3 ), the comparator output may change due to SEE. However, the digital comparator makes a comparison in a very short time, so there is very little chance of soft error due to SEE in the comparator. Figure 3 ), the comparator output may change due to SEE. However, the digital comparator makes a comparison in a very short time, so there is very little chance of soft error due to SEE in the comparator. 
Radiation Tolerance of the Proposed Flip-Flop Against Both TID and SEE
To include the TID effects in circuit design, the Berkeley Short-channel IGFET Model (BSIM) 4 spice model was used to identify changes in CMOS transistors against TID. First, to create the BSIM4 spice model, we design the same NMOS and PMOS as a 65-nm CMOS process using 3D Technology Computer-Aided Design (TCAD) tool. Then, the radiation effect at each Gy level is reflected in the TCAD-designed NMOS and PMOS with the Victory Device Tool (Silvaco, Santa Clara, CA,USA), and a graph of voltage and current characteristics are obtained. Finally, the BSIM4 spice model (compact transistor model) can be extracted by using the obtained I-V curves and applied to the radiation effect simulation as shown in Figure 14a [17] .
The TID effect was applied to the proposed flip-flop using the compact transistor model to verify the radiation tolerance against the TID. To consider both TID and SEE in model simulation, the SEE charge was also applied to the flip-flop using the radiation simulator CAD tool, in addition 
To include the TID effects in circuit design, the Berkeley Short-channel IGFET Model (BSIM) 4 spice model was used to identify changes in CMOS transistors against TID. First, to create the BSIM4 spice model, we design the same NMOS and PMOS as a 65-nm CMOS process using 3D Technology Computer-Aided Design (TCAD) tool. Then, the radiation effect at each Gy level is reflected in the TCAD-designed NMOS and PMOS with the Victory Device Tool (Silvaco, Santa Clara, CA, USA), and a graph of voltage and current characteristics are obtained. Finally, the BSIM4 spice model (compact transistor model) can be extracted by using the obtained I-V curves and applied to the radiation effect simulation as shown in Figure 14a [17] .
The TID effect was applied to the proposed flip-flop using the compact transistor model to verify the radiation tolerance against the TID. To consider both TID and SEE in model simulation, the SEE charge was also applied to the flip-flop using the radiation simulator CAD tool, in addition to the compact transistor models, and then the amount of flip charge (Q flip ), which leads to data flip, was checked. Figure 18 shows the Q flip and average power of the flip-flop according to the TID levels. It can be seen that the proposed flip-flop maintained relatively constant Q flip when the TID level increases up to 1 MGy. This confirms that the TID effects rarely affect the SEE tolerance of the proposed flip-flops. The average power consumption of the flip-flop increases slightly as the TID level increases. This results from the increase of leakage currents in transistors by TID effects.
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Conclusions
Integrated circuit systems used in flight, space, nuclear power plants, nuclear fusion reactors, and automotive semiconductors suffer from performance degradation and system malfunction due to radiation effects. For stable and effective sensor systems, it is essential to improve radiation tolerance of the core circuit blocks, such as ADCs, by utilizing radiation-hardening by design (RHBD) in addition to shielding and CMOS process techniques. In this paper, a radiation-hardened delay-based dual feedback flip-flop was designed, fabricated, and verified in actual radiation environments. In addition, a radiation-hardened SAR ADC with the proposed flip-flop was also designed, and its performance and radiation tolerance against TID and SEE were verified by using compact transistor models and radiation simulator CAD tools. 
